

# An Analysis and Performance Evaluation of a Passive Filter Design Technique for Charge Pump Phase-Locked Loops

National Semiconductor  
Application Note 1001  
William O. Keese  
May 1996



An Analysis and Performance Evaluation of a Passive Filter Design Technique for Charge Pump Phase-Locked Loops

The high performance of today's digital phase-lock loop makes it the preferred choice for generation of stable, low noise, tunable local oscillators in wireless communications applications. This paper investigates the design of passive loop filters for Frequency Synthesizers utilizing a Phase-Frequency Detector and a current switch charge pump such as National Semiconductor's PLLatinum™ Series. Passive filter design for a TYPE II third order phase-lock loop is discussed in depth, with some discussion of higher order filters included. Specific test results are presented for a GSM synthesizer design. Optimization of phase-lock loop performance with respect to different parameters is discussed.

The basic phase-lock-loop configuration we will be considering is shown in Figure 1. The PLL consists of a high-stability crystal reference oscillator, a frequency synthesizer such as the National Semiconductor LMX2315™, a voltage controlled oscillator (VCO), and a passive loop filter. The frequency synthesizer includes a phase detector, current mode charge pump, and programmable frequency dividers. A passive filter is desirable for its simplicity, low cost, and low phase noise.

In most standard PLL's there are several design parameters which can be treated as constant values. This linear approximation provides a good estimation of loop performance. The values of the PLL filter design constants depend on

the specific application. For example,  $K\phi$  is determined by the synthesizer charge pump output current magnitude. The notation and definitions for these values along with standard units used throughout this paper are given in Table I below.

TABLE I. PLL Filter Design Constants

<b>Kvco - (MHz/Volt)</b>	Voltage Controlled Oscillator (VCO) Tuning Voltage constant. The frequency vs voltage tuning ratio.
<b>K<math>\phi</math> - (mA/2<math>\pi</math>rad)</b>	Phase detector/charge pump constant. The ratio of the current output to the input phase differential.
<b>RFopt - (MHz)</b>	Radio Frequency output of the VCO at which the loop filter is optimized.
<b>Fref - (kHz)</b>	Frequency of the phase detector inputs. Usually equivalent to the RF channel spacing.
<b>N</b>	Main divider ratio. Equal to RFopt/Fref.




FIGURE 1. Basic Charge Pump Phase Locked Loop

TL/W/12473-1

Reprinted with permission from Argus Business.

PLLatinum™ is a trademark of National Semiconductor Corporation.

AN-1001

Some basic knowledge of control loop theory is necessary in order to understand PLL filter dynamics. For a more thorough treatment consult references [1] through [6]. A linear mathematical model representing the phase of the PLL in the locked state is presented in *Figure 2*. An additional integrator is needed in the transfer function for the forward gain and is usually lumped together with the VCO in the literature, references [1-4]. Using the simplified diagram in *Figure 2*, and feedback theory, one may obtain the equations for the phase transfer functions presented in Table II.




FIGURE 2. PLL Linear Model

TL/W/12473-2

TABLE II. PLL Phase Transfer Functions

<b>Forward loop gain</b>	$= G(s) = \Theta_o / \Theta_e$ $= K\phi Z(s) K_{vco}/s$
<b>Reverse loop gain</b>	$= H(s) = \Theta_i / \Theta_o = 1/N$
<b>Open loop gain</b>	$= H(s)G(s) = \Theta_i / \Theta_e$ $= K\phi Z(s)K_{vco}/Ns$
<b>Closed loop gain</b>	$= \Theta_o / \Theta_r = G(s) / [1 + H(s)G(s)]$

The standard passive loop filter configuration for a type II current mode charge pump PLL is shown in *Figure 3*. The loop filter is a complex impedance in parallel with the input capacitance of the VCO, or in other words, a driving point immittance.




FIGURE 3. 2nd Order Passive Filter

TL/W/12473-3

The phase detector's current source outputs pump charge into the loop filter, which then converts the charge into the VCO's control voltage. The shunt capacitor C1 is recommended to avoid discrete voltage steps at the control port of the VCO due to the instantaneous changes in the charge pump current output. A low pass filter section may be needed for some high performance synthesizer applications that require additional rejection of the reference sidebands, known as spurs.

One method of filter design uses the open loop gain bandwidth and phase margin to determine the component values. Locating the point of minimum phase shift at the unity gain frequency of the open loop response as shown in *Figure 4* ensures loop stability. The phase relationship between

the pole and zero also allows easy determination of the loop filter component values. The phase margin,  $\phi_p$ , is defined as the difference between  $180^\circ$  and the phase of the open loop transfer function at the frequency,  $\omega_p$ , corresponding to 0-dB gain. The phase margin is chosen between  $30^\circ$  and  $70^\circ$ . When designing for a higher phase margin you trade off higher stability for a slower loop response time and less attenuation of Fref. A common rule of thumb is to begin your design with a  $45^\circ$  phase margin.




FIGURE 4. Open Loop Response Bode Plot

TL/W/12473-4

The impedance of the second order filter in *Figure 3* is

$$Z(s) = \frac{s(C2 \cdot R2) + 1}{s^2 (C1 \cdot C2 \cdot R2) + sC1 + sC2} \quad (1)$$

Define the time constants which determine the pole and zero frequencies of the filter transfer function by letting

$$T1 = R2 \cdot \frac{C1 \cdot C2}{C1 + C2} \quad (2a) \quad T2 = R2 \cdot C2 \quad (2b)$$

Thus the 3rd order PLL Open Loop Gain in Table II can be calculated in terms of frequency,  $\omega$ , the filter time constants T1 and T2, and the design constants  $K\phi$ ,  $K_{vco}$ , and N.

$$G(s) \cdot H(s) \Big|_{s=j\omega} = \frac{-K_{pd} \cdot K_{vco} (1 + j\omega \cdot T2)}{\omega^2 C1 \cdot N (1 + j\omega \cdot T1)} \cdot \frac{T1}{T2} \quad (3)$$

From equation 3 we can see that the phase term will be dependent on the single pole and zero such that the phase margin is determined in equation 4. The available phase margin therefore is proportional to the ratio of C1 and C2.

$$\phi(\omega) = \tan^{-1}(\omega \cdot T2) - \tan^{-1}(\omega \cdot T1) + 180^\circ \quad (4)$$

By setting the derivative of the phase margin equal to zero as shown in equation 5,

$$\frac{d\phi}{d\omega} = \frac{T2}{1 + (\omega \cdot T2)^2} - \frac{T1}{1 + (\omega \cdot T1)^2} = 0 \quad (5)$$

the frequency point corresponding to the phase inflection point is found in terms of the filter time constants T1 and T2. This relationship is given in equation 6.

$$\omega_p = 1/\sqrt{T2 \cdot T1} \quad (6)$$

To insure loop stability, we want the phase margin to be maximum when the magnitude of the open loop gain equals 1. Equation 3 then gives

$$C1 = \frac{Kpd \cdot Kvco \cdot T1}{\omega_p^2 \cdot N \cdot T2} \left\| \frac{(1 + j\omega_p \cdot T2)}{(1 + j\omega_p \cdot T1)} \right\| \quad (7)$$

Therefore, if the loop bandwidth,  $\omega_p$ , and the phase margin,  $\phi_p$ , are specified, equations 1 through 7 allow us to calculate the two time constants, T1 and T2.

The formulas for T1 and T2 are shown in equations 8 and 9.

$$T1 = \frac{\sec \phi_p - \tan \phi_p}{\omega_p} \quad (8)$$

$$T2 = \frac{1}{\omega_p^2 \cdot T1} \quad (9)$$

From the time constants, T1, T2, and the loop bandwidth,  $\omega_p$ , the values for C1, R2, and C2 are obtained in equations 10 to 12.

$$C1 = \frac{T1}{T2} \cdot \frac{Kpd \cdot Kvco}{\omega_p^2 \cdot N} \sqrt{\frac{1 + (\omega_p \cdot T2)^2}{1 + (\omega_p \cdot T1)^2}} \quad (10)$$

$$C2 = C1 \cdot \left( \frac{T2}{T1} - 1 \right) \quad (11)$$

$$R2 = \frac{T2}{C2} \quad (12)$$

Current switching noise in the dividers and the charge pump at the reference rate, Fref, may cause unwanted FM sidebands at the RF output. In wireless communications, the phase detector comparison frequency is generally a multiple of the RF channel spacing. These spurious sidebands can cause noise in adjacent channels. Additional filtering of the reference spurs is often times necessary, depending on how narrow your loop filter is. This is usually the case in today's TDMA digital cellular standards, such as GSM, PDC, PHS, or IS-54. The sub-millisecond lock times necessary for switching between channel frequencies makes a relatively wide loop filter mandatory. For these performance critical synthesizer applications placing a series resistor and a shunt capacitor prior to the VCO provides a low pass pole for more attenuation of unwanted spurs. The use of a passive loop filter eliminates the noise contributions from an op amp in an active filter. This is critical due to the strict RMS phase error, and integrated phase noise requirements. The recommended filter configuration is shown in *Figure 5*.

The added attenuation from the low pass filter is:


$$ATTEN = 20 \log [(2\pi Fref \cdot R3 \cdot C3)^2 + 1] \quad (13)$$

Defining the additional filter time constant as

$$T3 = R3 \cdot C3 \quad (14)$$

Then in terms of the attenuation of the reference spurs added by the low pass pole we have

$$T3 = \sqrt{\frac{10(ATTN/20) - 1}{(2\pi \cdot Fref)^2}} \quad (15)$$



TL/W/12473-5

FIGURE 5. 3rd Order Lowpass Filter

The additional pole must be lower than the reference frequency, in order to significantly attenuate the spurs, but must be at least 5 times higher than the loop bandwidth, or the loop will almost assuredly become unstable. In order to compensate for the added low pass section, the filter component values are recalculated using the new open loop unity gain frequency,  $\omega_c$ , as in equation 17. The degradation of phase margin caused by the added low pass is then mitigated by slightly increasing C1 and C2 while slightly decreasing R2. Note that  $\omega_c$  is slightly  $< \omega_p$ , therefore the frequency jump lock time will increase. Although not exact, the linear assumptions used in this design technique provide surprisingly good results for loop filter bandwidths of up to 1/5 of the reference rate. The derivation of  $\omega_c$  is included in the appendix.

$$T2 = 1/[\omega_c^2 \cdot (T1 + T3)] \quad (16)$$

$$\omega_c = \frac{\tan \phi \cdot (T1 + T3)}{[(T1 + T3)^2 + T1 \cdot T3]} \times \left[ \sqrt{1 + \frac{(T1 + T3)^2 + T1 \cdot T3}{[\tan \phi \cdot (T1 + T3)]^2}} - 1 \right] \quad (17)$$

$$C1 = \frac{T1}{T2} \cdot \frac{Kpd \cdot Kvco}{\omega_c^2 \cdot N} \times \left[ \frac{(1 + \omega_c^2 \cdot T2^2)}{(1 + \omega_c^2 \cdot T1^2)(1 + \omega_c^2 \cdot T3^2)} \right]^{1/2} \quad (18)$$

Similar to the 2nd Order filter we have

$$C2 = C1 \cdot \left( \frac{T2}{T1} - 1 \right); \quad (11)$$

$$R2 = \frac{T2}{C2} \quad (12)$$

The only component values that need to be determined comprise the added low pass pole. Since these values are solely determined from equations 13 and 14, their values are somewhat arbitrary. It is not prudent, however to have a capacitor value for C3 which is equal to or greater than the other capacitors. As rule of thumb choose  $C3 \leq C1/10$ , otherwise T3 will interact with the primary poles of the filter. Likewise, choose R3 at least twice the value of R2. When selecting C3 you must also take into account the input capacitance of the VCO tuning varactor diode which will add in parallel.

The following example is a typical synthesizer developed for the Global System Mobile (GSM) digital cellular standard using the described filter design technique. The RF channel spacing is 200 kHz, and a typical synthesizer frequency range is from 865 MHz-915 MHz. Since the addition of a low pass filter will reduce the closed loop bandwidth slightly, select an initial design value which is slightly larger than desired.

**Example**

**Kvco** = 20 MHz/V.

**Kphi** = 5 mA

**RFopt** = 900 MHz

**Fref** = 200 kHz

**N** = **RFopt/Fref** = 4500

$\omega_p = 2\pi * 20 \text{ kHz} = 1.256e5$

$\phi_p = 45^\circ$

**ATTEN** = 20 dB

$T1 = \frac{\sec \phi_p - \tan \phi_p}{\omega_p} = 3.29e - 6$

$T3 = \sqrt{\frac{10(20/20) - 1}{(2\pi * 200e 3)^2}} = 2.387e - 6$

$$\omega_c = \frac{(3.29e-6 + 2.387e-6)}{[(3.29e-6 + 2.387e-6)^2 + 3.29e-6 * 2.387e-6]} \times \left[ \sqrt{1 + \frac{(3.29e-6 + 2.387e-6)^2 + 3.29e-6 * 2.387e-6}{[(3.29e-6 + 2.387e-6)^2]} - 1} \right]$$

$\omega_c = 7.045e4$

$T2 = \frac{1}{(7.045e4)^2 * (3.29e-6 + 2.387e-6)} = 3.549e-5$

$C1 = \frac{3.29e-6}{3.549e-5} \frac{(5.0e-3) * 20e+6}{(7.045e4)^2 * 4500} \times \left[ \frac{[1 + (7.045e4)^2 * (3.549e-5)^2]}{[1 + (7.045e4)^2 * (3.29e-6)^2 \parallel 1 + (7.045e4)^2 * (2.39e-6)^2]} \right]^{1/2}$

$C1 = 1.085 \text{ nF}$

$C2 = 1.085 \text{ nF} * \left( \frac{3.55e-5}{3.29e-6} - 1 \right) = 10.6 \text{ nF};$


$R2 = \frac{3.55e-5}{10.6e-9} = 3.35 \text{ k}\Omega;$

if we choose **R3** = 22 k $\Omega$ ;

then  $C3 = \frac{2.34e-6}{22e3} = 106 \text{ pF}$

Converting the calculated numbers to standard component values gives the filter shown in the test board schematic for the synthesizer implementation, *Figure 6*.

Test results for the PLL loop filter design using a National Semiconductor LMX2315 Frequency Synthesizer are shown in the following pages. A 10 MHz crystal oscillator was used as the reference oscillator input signal. The supply voltage was 5V, and the entire current consumption, including the VCO, was <15 mA.



**FIGURE 6. Test Fixture Schematic**

TL/W/12473-6

Figures 7 to 9 show HP8566 Spectrum Analyzer measurements of the RF output. The measured closed loop filter bandwidth is between 15 kHz and 17.5 kHz. The reference spurious level is  $\leq 70$  dBc, due to the loop filter attenuation and the low spurious noise level of the LMX2315. The phase noise level at 1 kHz offset in Figure 9 is  $-79.5$  dBc/Hz. This correlates to a phase noise floor of  $\leq 150$  dBc/Hz. The relatively flat PLL closed loop characteristics gives a measured RMS. phase error of  $< 2^\circ$ , and is also an indicator of good loop stability.

Of concern in any PLL loop filter design is the time it takes to lock in to a new frequency when switching channels. The HP53310A Modulation Domain Analyzer plots in Figures 10 and 11 show the positive and negative switching waveforms for a frequency jump of 865 MHz–915 MHz. The well balanced charge pump of the LMX2315 frequency synthesizer causes the waveforms to be nearly inverted replicas of each other. Narrowing the frequency span of the HP53310A Modulation Domain Analyzer enables evaluation of the frequency lock time to within  $\pm 500$  Hz. The lock time is seen in Figure 12 to be  $< 500 \mu\text{s}$  for a frequency jump of 50 MHz.

### CONCLUSION

An analysis of a frequency domain design technique for passive filters in charge pump phase-locked loops was presented. Measurements of a PLL designed using this method show good results in a practical synthesizer realization. The results demonstrate a high performance synthesizer in conjunction with a passive loop filter provide a fast switching, low noise frequency source for today's challenging digital wireless telecommunications standards.




FIGURE 7. PLL Output Spectrum 100 kHz span




FIGURE 8. PLL 200 kHz Reference Spurs




FIGURE 9. PLL Close in Phase Noise






FIGURE 10. PLL Positive Frequency Jump Waveform



**FIGURE 11. PLL Negative Frequency Jump Waveform**



**FIGURE 12. PLL Frequency Jump Lock Time**

## APPENDIX

### Derivation of $\omega_c$

The impedance of the loop filter shown in *Figure 5* is

$$Z_T(s) = \frac{Z(s) \cdot \left( \frac{1}{s C_3} \right)}{Z(s) + R_3 + \left( \frac{1}{s C_3} \right)} \quad (19)$$

where  $Z(s)$  is given by equation 1.

Knowing that

$$C_1 \geq 10 C_3;$$

and by substituting

$$T_3 = R_3 \cdot C_3$$

along with equations 2a, 2b.

simplifies the third order equation for the open loop gain to

$$G(s) \cdot H(s) \Big|_{s=j\omega} = \frac{-K_{pd} \cdot K_{vco} (1 + j\omega \cdot T_2)}{\omega^2 C_1 \cdot N (1 + j\omega \cdot T_1)} \cdot \frac{T_1}{T_2} \cdot \frac{1}{(1 + j\omega \cdot T_3)} \quad (20)$$

$$\phi(\omega) \propto (1 + \omega \cdot T_2) \cdot (1 - \omega \cdot T_1) \cdot (1 - \omega \cdot T_3) \quad (21)$$

Similar to equation 9

$$T_2 = \frac{1}{\omega^2 (T_1 + T_3)} \quad (22)$$

Substituting (22) into (21) gives

$$\phi(\omega) \propto 2 - \omega^2 \cdot T_1 \cdot T_3 - j\omega \cdot (T_1 + T_3) + \frac{j}{\omega \cdot (T_1 + T_3)} - \frac{j\omega \cdot T_1 \cdot T_3}{(T_1 + T_3)} \quad (23)$$

Thus

$$\tan \phi = \frac{-\omega \cdot (T_1 + T_3) - \frac{\omega \cdot T_1 \cdot T_3}{(T_1 + T_3)} + \frac{1}{\omega \cdot (T_1 + T_3)}}{2 - \omega^2 \cdot T_1 \cdot T_3} \quad (24)$$

Assuming

$$\omega^2 \cdot T_1 \cdot T_2 \ll 2 \quad (25)$$

After some manipulation we arrive at the characteristic equation

$$\omega^2 + \omega \frac{2 \tan \phi \cdot (T_1 + T_2)}{[(T_1 + T_3)^2 + T_1 \cdot T_3]} - \frac{1}{(T_1 + T_3)^2 + T_1 \cdot T_3} = 0 \quad (26)$$

Taking the negative root, and multiplying through gives the expression for the closed loop bandwidth,  $\omega_c$ , equation (20).

$$\omega_c = \frac{\tan \phi \cdot (T_1 + T_3)}{[(T_1 + T_3)^2 + T_1 \cdot T_3]} \cdot \left[ \sqrt{1 + \frac{(T_1 + T_3)^2 + T_1 \cdot T_3}{[\tan \phi \cdot (T_1 + T_3)]^2}} - 1 \right]$$

## REFERENCES

- [1] Rohde, Ulrich L., *Digital PLL Frequency Synthesizers Theory and Design*, Prentice-Hall, 1983
- [2] Egan, W.F., *Frequency Synthesis by Phase Lock*, John Wiley & Sons, 1981.
- [3] Best, Roland E., *Phase-Locked Loops Theory, Design, and Applications*, 2nd ed., McGraw-Hill Inc, 1993.
- [4] Gardner, F.M., *Phase-Locked Loop Techniques*, 2nd ed., John Wiley & Sons, 1980
- [5] Gardner, F.M., *Charge-Pump Phase-Lock Loops*, IEEE Trans. Commun., vol. COM-28, pp 1849–1858, Nov 1980
- [6] Barker, Cynthia, *Introduction to Single Chip Microwave PLLs*, National Semiconductor Application Note, AN885, March 1993

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
1111 West Bardin Road  
Arlington, TX 76017  
Tel: 1(800) 272-9959  
Fax: 1(800) 737-7018

<http://www.national.com>

**National Semiconductor Europe**

Fax: +49 (0) 180-530 85 86  
Email: [europe.support@nsc.com](mailto:europe.support@nsc.com)  
Deutsch Tel: +49 (0) 180-530 85 85  
English Tel: +49 (0) 180-532 78 32  
Français Tel: +49 (0) 180-532 93 58  
Italiano Tel: +49 (0) 180-534 16 80

**National Semiconductor Hong Kong Ltd.**

19th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1600  
Fax: (852) 2736-9960

**National Semiconductor Japan Ltd.**

Tel: 81-043-299-2308  
Fax: 81-043-299-2408